Customer No.: 31561 Application No.: 10/709,372

Docket No.: 12409-US-PA

## **AMENDMENT**

Please amend the application as indicated hereafter.

## In the Claims:

- 1. (original) A non-volatile memory cell, comprising:
- a substrate, having a trench thereon;
- a gate, formed within the trench;
- a first source/drain region, formed at a bottom of the trench;
- a composite dielectric layer, formed between the gate and a surface of the trench, wherein the composite dielectric layer comprises at least a charge-trapping layer, and
  - a second source/drain region, formed in the substrate on each side of the gate.
- 2. (original) The non-volatile memory cell of claim 1, wherein the gate completely fills the trench.
- 3. (original) The non-volatile memory cell of claim 1, wherein the gate fills the trench and protrudes above the substrate surface.
- 4. (original) The non-volatile memory cell of claim 1, wherein the gate further laterally extend above the substrate outside the trench.
- 5. (original) The non-volatile memory cell of claim 1, wherein the composite dielectric layer also laterally extend above the substrate outside the trench and positioned between the gate and the substrate.
  - 6. (original) The non-volatile memory cell of claim 1, wherein the composite

Customer No.: 31561 Application No.: 10/709,372 Docket No.: 12409-US-PA

dielectric layer further comprises:

a bottom oxide layer, wherein the charge-trapping layer located between the gate and the bottom oxide layer; and

a cap oxide layer, located between the gate and the charge-trapping layer.

- 7. (original) The non-volatile memory cell of claim 1, further comprising spacers formed on the sidewalls of the gate.
- 8. (original) The non-volatile memory cell of claim 7, further comprising a lightly doped region formed in the substrate underneath the spacers.
- 9. (original) The non-volatile memory cell of claim 1, wherein material constituting the gate comprises polysilicon.
- 10. (original) the non-volatile memory cell of claim 1, wherein the composite dielectric layer comprises a silicon oxide/silicon nitride/silicon oxide layer.

11.-18. (canceled)